Delay Time Estimation Model for Large Digital CMOS Circuits
نویسندگان
چکیده
منابع مشابه
Maximum Power Estimation for Cmos Circuits under Arbitrary Delay Model
Estimation of maximum power dissipation is important in designing highly reliable VLSI systems. However, maximum power estimation for CMOS circuits is essentially a combinatorial optimization problem, which has exponential complexity in the worst case. For large-scaled circuits, it is CPU time intensive to exhaustively search for the optimal input patterns to induce maximum power. The feasible ...
متن کاملDelay Models for CMOS Circuits
Four di erent CMOS inverter delay models are derived and compared. It is shown that inverter delay can be estimated with fair accuracy over a wide range of input rise times and loads as the sum of two terms, one proportional to the input rise time, and one proportional to the capacitive load. Methods for estimating device capacitance from HSPICE parameters are presented, as well as means of inc...
متن کاملAccurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model.
Dynamic power estimation is essential in designing VLSI circuits where many parameters are involved but the only circuit parameter that is related to the circuit operation is the nodes' toggle rate. This paper discusses a deterministic and fast method to estimate the dynamic power consumption for CMOS combinational logic circuits using gate-level descriptions based on the Logic Pictures concept...
متن کاملLogic Picture-Based Dynamic Power Estimation for Unit Gate-Delay Model CMOS Circuits
In this research, a fast methodology to calculate the exact value of the average dynamic power consumption for CMOS combinational logic circuits is developed. The delay model used is the unit-delay model where all gates have the same propagation delay. The main advantages of this method over other techniques are its accuracy, as it is deterministic and it requires less computational effort comp...
متن کاملAutomated energy calculation and estimation for delay-insensitive digital circuits
With increasingly smaller feature sizes and higher on-chip densities, the power dissipation of VLSI systems has become a primary concern for designers. This paper first describes a procedure to simulate a transistor-level design using a VHDL testbench, and then presents a fast and efficient energy estimation approach for delay-insensitive (DI) systems, based on gate-level switching. Specificall...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 2000
ISSN: 1065-514X,1563-5171
DOI: 10.1155/2000/18189